Swiss researchers develop ultra-wide RISC-V vector processor
Their goal was to achieve competitive GFLOPs/W and GFLOPS/mm2 while scaling up. They accomplish this by distributing vector lanes among processing clusters
and employing a ring bus to move data among clusters for permutation operations.
https://arxiv.org/html/2501.10301v1/x1.png
